ABSTRACT This paper presents a new 2-D/3-D switchable pixel circuit based on low-temperature polycrystalline-silicon thin-film transistors (TFTs) at a frame rate of 240 Hz for active-matrix organic light-emitting diode (OLED) displays. The proposed circuit compensates for threshold voltage (V TH ) variations of TFTs, V DD IR drops, and degradation of OLED luminance. To achieve highly uniform displays during high-speed operation, the circuit uses simultaneous emission in 3-D mode and parallel addressing in 2-D mode to ensure that the period of compensation is sufficiently long to detect each variation of normalized luminance. Simulation results verify that variations in the normalized luminance of the proposed circuit are all less than 4% when the V TH of the driving TFT varies by ±0.5 V, V DD drops by 1 V, and the V TH shift of the OLED increases from 0 to 0.9 V, simultaneously.
I. INTRODUCTION
Active-matrix organic light-emitting diode (AMOLED) displays based on low-temperature polycrystalline silicon thin-film transistors (LTPS-TFTs) have various appealing properties, such as a wide viewing angle, flexibility, and fast response time [1] . Many studies have sought to solve threshold voltage (V TH ) variations of LTPS TFTs and current-resistance drops in V DD lines (V DD IR drops) to achieve uniform driving currents [2] - [5] . However, the uniformity and the luminance of displays are reduced by variation among the stresses on the OLEDs and the aging of OLED materials. Consequently, driving circuits designed to compensate for OLED degradation have been developed [6] , [7] . For stereoscopic 3-D displays, temporal division is a commonly used method to generate 3-D images since it provides a higher display resolution than spatial division. Simultaneous emission (SE) is widely used to achieve temporal division because it switches the shutter glasses in the programming period to provide more time for emission than does progressive emission (PE). However, the circuits proposed by Lin and Chen [6] and Ashtiani et al. [7] cannot program data voltages after the compensation stage, so they are not suitable for use with the SE driving method. Thus, many pixel circuits that exploit the SE driving method have been developed [8] - [10] . For highspeed 2-D displays, progressive emission (PE) is a preferred driving scheme since it produces higher luminance than the SE method. Although these circuits [8] - [10] may also utilize the PE driving scheme by changing the control signals, they must use data lines to provide reference voltages for each pixel during the compensation stage. Thus, the compensation period is restricted by the programming time for each row so the period of compensation is not long enough to enable pixel circuits to detect variations in the V TH of TFTs, V DD IR drops, and OLED degradation at a frame rate of 240 Hz.
This work proposes a new 2-D/3-D switchable pixel circuit that does not use a data line to provide any voltage to a pixel during the compensation stage. Therefore, the proposed circuit provides favorable compensating for each variation using the SE driving method in the 3-D mode and the parallel addressing scheme in the 2-D mode, enabling the period of compensation to be adjusted and optimized [11] . The circuit effectively compensates for variations in the V TH of TFTs, V DD IR drops, and OLED degradation in this optimized period. The simulation results confirm that the variation in the normalized luminance of an OLED that is driven by the proposed pixel circuit is always less than 4% whereas that of a conventional 2T1C pixel circuit exceeds 99% when the V TH of the driving TFT varies by ± 0.5 V, V DD drops by 1 V, and the V TH of the OLED increases by 0.9 V, simultaneously, so the proposed pixel circuit is useful in high-speed AMOLED displays. The operating stages and compensation scheme are described as follows.
II. OPERATION OF PROPOSED PIXEL CIRCUIT
1) Reset stage: Initially, V DD goes low so the voltages of nodes A and B are coupled at low levels by C1 and C2. S1 is at a high voltage to turn off T5. Next, S2 and S3 go low to turn on T2, T3, and T4 so the nodes A and B share their charges and are reset to the same voltage V L , which is lower than V SS + V TH_OLED to prevent flicker.
2) Compensation stage: In this stage, S3 goes high to turn off T3 first. Next, V DD changes from V DDL to V DDH . For successful compensation, the voltage of node A (V A ) should be lower than V DDH -|V TH_T1 | and the voltage of node B (V B ) should be higher than V SS_COMP + V TH_OLED , where V SS_COMP is the V SS in the compensation stage. Owing to the series connections of C1, C2, and C OLED , charging node A from the V DD line will increase the V B due to voltage coupling, making the V B more likely to exceed V SS_COMP + V TH_OLED . Similarly, discharging node B to the V SS line will also decrease the V A , enabling the V A more possible to be lower than V DDH -|V TH_T1 |. Therefore, a worst case can be assumed in which nodes A and B are not charged and discharged, respectively. In this worst case, the V A and V B are given by Eq. (1) and Eq. (2), respectively, owing to the series connections of C1, C2, and C OLED . By setting the V A in Eq. (1) lower than the V DDH -|V TH_T1 | and the V B in Eq. (2) higher than the V SS_COMP + V TH_OLED , then each variation is certainly compensated for.
After the voltage coupling caused by the variation of V DD , the node A is charged to V DD -|V TH_T1 | through the diode connection structure of T1 and the node B discharges to V SS_COMP + V TH_OLED through the T4 and the OLED. Because the OLED is in the off state and no current flows to the V SS line, the V SS_COMP has no IR drop.
3) Data input stage: During this stage, S3 remains high to turn off T3 and S2 goes high to turn off T2 and T4. Simultaneously, S1 goes low to turn on T5 so the data voltage (V DATA ) is applied to node B. Owing to charge conservation, the voltage of node A is boosted to the degradation of the
OLED. Therefore, the proposed circuit compensates for V TH variations of the driving TFTs, V DD IR drops, and OLED degradation. For the 3-D mode with the SE driving method, stages (1), (2) , and (4) are operated simultaneously for all pixels and the stage (3) is executed row by row. Thus, the durations of stages (1) and (2) can be modulated and optimized. For 2-D mode with the parallel addressing scheme, the stages (1), (2) and (4) of each row can overlap because they do not require any voltage from the data lines and stage (3) of each row must be non-overlapping since a data line can only provide one data voltage for one pixel of a column during the period of programming time of a row. As determined by the overlapping operations, the periods of stages (1) and (2) in 2-D mode can be also modulated and optimized. Since the compensation time is extended to sense each variation correctly in both 3-D and 2-D modes, the proposed circuit operates successfully at a high frame rate of 240 Hz.
III. RESULTS AND DISCUSSION
To confirm the performance of the proposed pixel circuit, HSPICE was adopted to conduct simulations. The parameters in the simulation models are based on measurements made of a fabricated OLED device and LTPS-TFT. Herein, simulations are performed with full HD resolution (1920×1080) and a frame rate of 240 Hz, so the programming time for each row is set to 3.5 µs. Fig. 2(a) plots the simulated transient waveforms of node A, showing that the proposed pixel circuit senses voltage differences of +0.498 V and −0.492 V in the compensation stage, rather than the differences of +0.5 V and −0.5 V in actual V TH variations. Fig. 2(b) plots the simulated transient waveforms of node B and C with ±0.5 V V TH variations of driving TFT, indicating that the voltages of node B and C are almost equal and discharged to V SS_COMP + V TH_OLED for sensing the OLED degradation in the compensation stage. Fig. 3(a) and 3(b) plot the simulated transient waveforms of node A in 3-D mode and 2-D mode, respectively. The results demonstrate that the proposed circuit operates the reset and compensation stages simultaneously for all rows to extend the compensation period to 50 µs in the 3-D mode. Also, the circuit performs those procedures sequentially with overlap to achieve the same 50 µs compensation period in the 2-D mode. drops and ±0.5 V V TH variations of driving TFTs, which are all less than 5%. Therefore, the proposed circuit is strongly immune to variation of the V TH of driving TFTs and V DD IR drops. The driving currents are simulated, shown in Fig. 5(b) as the OLED degrades. The simulated results show that the driving currents produced by the proposed pixel circuit increase to compensate for the OLED degradation and the driving currents from conventional 2T1C circuit remain unchanged when the OLED degrades. Based on measured relationship between the increase of V TH_OLED and the decrease in the emission efficiency in [12] , Fig. 5 (c) plots luminance variations as the OLED degrades. The luminance variations of the proposed circuit are all less than 4% and those of the conventional 2T1C pixel circuit exceed 99% with ±0.5 V V TH variations of the driving TFTs, 1 V V DD IR drops, and 0.9 V V TH shifts of the OLEDs. The results reveal that the proposed pixel circuit has much higher luminance uniformity than the conventional 2T1C pixel circuit as the OLED degrades.
IV. CONCLUSION
A new pixel circuit structure that compensates for TFT threshold voltage variations, V DD IR drops, and OLED luminance degradations is proposed. The circuit increases the compensation period to provide effective compensation for all variations in both 3-D and 2-D modes. Simulation results confirm that the circuit effectively accomplishes high uniformity of OLED luminance. Consequently, the proposed pixel circuit is appropriate for 2-D/3-D switchable high-speed AMOLED displays.
